{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:40:26Z","timestamp":1730241626475,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,5]],"date-time":"2023-02-05T00:00:00Z","timestamp":1675555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,5]],"date-time":"2023-02-05T00:00:00Z","timestamp":1675555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,5]]},"DOI":"10.1109\/iceic57457.2023.10049962","type":"proceedings-article","created":{"date-parts":[[2023,3,10]],"date-time":"2023-03-10T13:20:59Z","timestamp":1678454459000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Design and Comparative analysis of 6T and 7T SRAM Cells for Improved T<sub>READ<\/sub> and T<sub>WRITE<\/sub> Noise Margins"],"prefix":"10.1109","author":[{"given":"Praveen","family":"Tiwari","sequence":"first","affiliation":[{"name":"E&#x0026;CED,NIT Hamirpur,HP,India"}]},{"given":"Rk","family":"Jarial","sequence":"additional","affiliation":[{"name":"EED,NIT Hamirpur,HP,India"}]},{"given":"Gagnesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"E&#x0026;CED,NIT Hamirpur,HP,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14445\/22315381\/IJETT-V67I4P220"},{"issue":"09","key":"ref2","article-title":"Performance Evaluation of 6T SRAM cell using 90 nm Technology","volume":"10","author":"Koundinya","year":"2021","journal-title":"International Journal of Engineering Research & Technology (IJERT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESCI50559.2021.9396973"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT50263.2020.9190585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004186"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2921209"},{"issue":"4","key":"ref8","first-page":"88","article-title":"Figure 1a: 6T Schematic Diagram","volume":"67","year":"2019","journal-title":"Performance Analysis of 6T and 9T SRAM Ezeogu Chinonso Apollos Scholar, National Information Technology Development Agency, Nigeria"},{"journal-title":"Process Variation Aware Non-Volatile (Memristive) 9T SRAM Memory Design","author":"Ezeogu","key":"ref9"},{"article-title":"Nano-CMOS Technologies","volume-title":"M.Sc. Theses submitted to University of Bristol, United Kingdom","year":"2013","key":"ref10"},{"author":"Prasad","key":"ref11","article-title":"Design of Low Power and High Stable Proposed SRAM cell Structure"},{"journal-title":"International Journal of VLSI and Embedded Systems-IJVES","year":"2013","key":"ref12"}],"event":{"name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2023,2,5]]},"location":"Singapore","end":{"date-parts":[[2023,2,8]]}},"container-title":["2023 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10049840\/10049805\/10049962.pdf?arnumber=10049962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T14:17:53Z","timestamp":1710425873000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10049962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iceic57457.2023.10049962","relation":{},"subject":[],"published":{"date-parts":[[2023,2,5]]}}}