{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:50:33Z","timestamp":1725742233293},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,28]],"date-time":"2024-01-28T00:00:00Z","timestamp":1706400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,28]],"date-time":"2024-01-28T00:00:00Z","timestamp":1706400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,28]]},"DOI":"10.1109\/iceic61013.2024.10457116","type":"proceedings-article","created":{"date-parts":[[2024,3,19]],"date-time":"2024-03-19T18:06:51Z","timestamp":1710871611000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An Analysis of 32-Gb\/s and Full-Rate Phase Interpolator based Clock and Data Recovery"],"prefix":"10.1109","author":[{"given":"Dong-Hoe","family":"Heo","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Hanyang University,Ansan,South Korea"}]},{"given":"Tae-Hyeon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Hanyang University,Ansan,South Korea"}]},{"given":"Kwang-Ho","family":"Lee","sequence":"additional","affiliation":[{"name":"Korea Electronics Technology Institute,Convergence Signal SoC,Seongnam,South Korea"}]},{"given":"Min-Seong","family":"Choo","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Hanyang University,Ansan,South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067657"},{"key":"ref2","first-page":"292","article-title":"A 65nm CMOS, 3.5-to-11GHz, Less-Than-1.45LSB-INLpp, 7b Twin Phase Interpolator with a Wideband, Low-Noise Delta Quadrature Delay-Locked Loop for High-Speed Data Links","author":"Wang","year":"2023","journal-title":"ISSCC Tech. Dig."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3189663"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987690"}],"event":{"name":"2024 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2024,1,28]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2024,1,31]]}},"container-title":["2024 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10457047\/10457087\/10457116.pdf?arnumber=10457116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T19:13:22Z","timestamp":1711480402000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10457116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,28]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/iceic61013.2024.10457116","relation":{},"subject":[],"published":{"date-parts":[[2024,1,28]]}}}