{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:50:25Z","timestamp":1725742225187},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,28]],"date-time":"2024-01-28T00:00:00Z","timestamp":1706400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,28]],"date-time":"2024-01-28T00:00:00Z","timestamp":1706400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,28]]},"DOI":"10.1109\/iceic61013.2024.10457150","type":"proceedings-article","created":{"date-parts":[[2024,3,19]],"date-time":"2024-03-19T18:06:51Z","timestamp":1710871611000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Impacts of Clock Frequency and Sampling Intervals on Power Side-Channel Leakage of AES Circuits"],"prefix":"10.1109","author":[{"given":"Yuto","family":"Miura","sequence":"first","affiliation":[{"name":"Graduate School of Science and Engineering, Ritsumeikan University,Shiga,Japan"}]},{"given":"Hiroki","family":"Nishikawa","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, Osaka University,Osaka,Japan"}]},{"given":"Xiangbo","family":"Kong","sequence":"additional","affiliation":[{"name":"Graduate School, Toyama Prefectural University,Faculty of Engineering,Toyama,Japan"}]},{"given":"Hiroyuki","family":"Tomiyama","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ritsumeikan University,Shiga,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2924045"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC57457.2023.10049959"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CANDARW60564.2023.00070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref5","article-title":"A Toolkit for Power Behavior Analysis of HLS-Designed FPGA Circuits","volume-title":"Symposium on Low-Power and High-Speed Chips and Systems","author":"Zhang","year":"2021"},{"key":"ref6","article-title":"A Testing Methodology for Side-Channel Resistance Validation","volume-title":"Non-Invasive Attack Testing Workshop","author":"Goodwill","year":"2011"},{"volume-title":"Information Technology \u2013 Security Techniques \u2013 Testing Methods for the Mitigation of Non-invasive Attack Classes against Cryptographic Modules","year":"2016","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC57457.2023.10049904"}],"event":{"name":"2024 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2024,1,28]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2024,1,31]]}},"container-title":["2024 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10457047\/10457087\/10457150.pdf?arnumber=10457150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T17:57:51Z","timestamp":1711475871000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10457150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,28]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iceic61013.2024.10457150","relation":{},"subject":[],"published":{"date-parts":[[2024,1,28]]}}}