{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T15:46:38Z","timestamp":1746287198746,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,28]],"date-time":"2024-01-28T00:00:00Z","timestamp":1706400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,28]],"date-time":"2024-01-28T00:00:00Z","timestamp":1706400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,28]]},"DOI":"10.1109\/iceic61013.2024.10457163","type":"proceedings-article","created":{"date-parts":[[2024,3,19]],"date-time":"2024-03-19T18:06:51Z","timestamp":1710871611000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["An Architecture-Level Framework for Enabling Processing-Using-Memory Simulations in Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Inseong","family":"Hwang","sequence":"first","affiliation":[{"name":"Research Center for Electrical and Information Technology, Seoul National University of Science and Technology,Department of Electrical and Information Engineering,Seoul,Korea,01811"}]},{"given":"Jihoon","family":"Jang","sequence":"additional","affiliation":[{"name":"Research Center for Electrical and Information Technology, Seoul National University of Science and Technology,Department of Electrical and Information Engineering,Seoul,Korea,01811"}]},{"given":"Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Research Center for Electrical and Information Technology, Seoul National University of Science and Technology,Department of Electrical and Information Engineering,Seoul,Korea,01811"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2022.3189496"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00059"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR56361.2022.9956515"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3108776"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC57457.2023.10049894"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3011265"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1145\/3123939.3123977","article-title":"Drisa: A dram-based reconfigurable in-situ accelerator","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Li","year":"2017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3220195"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2885752"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"issue":"1","key":"ref16","first-page":"6","article-title":"An in-depth survey of processing-in-memory architectures for deep neural networks","volume":"18","author":"Jang","year":"2018","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999257"},{"key":"ref18","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv preprint"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3289514"},{"key":"ref20","first-page":"5998","article-title":"attention is all you need","volume-title":"advances in neural information processing systems","author":"Jung","year":"2017"},{"key":"ref21","first-page":"10347","article-title":"Training data-efficient image transformers & distillation through attention","volume-title":"International conference on machine learning","author":"Touvron"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"}],"event":{"name":"2024 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2024,1,28]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2024,1,31]]}},"container-title":["2024 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10457047\/10457087\/10457163.pdf?arnumber=10457163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T19:13:05Z","timestamp":1711480385000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10457163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,28]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iceic61013.2024.10457163","relation":{},"subject":[],"published":{"date-parts":[[2024,1,28]]}}}