{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:32:57Z","timestamp":1740115977144,"version":"3.37.3"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,1,19]],"date-time":"2025-01-19T00:00:00Z","timestamp":1737244800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,19]],"date-time":"2025-01-19T00:00:00Z","timestamp":1737244800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,1,19]]},"DOI":"10.1109\/iceic64972.2025.10879750","type":"proceedings-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:17:22Z","timestamp":1739902642000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Expanding the PDE Cache by Exploiting Underutilized TLB Entries for Data-Intensive Workloads"],"prefix":"10.1109","author":[{"given":"Hyeong Jin","family":"Kim","sequence":"first","affiliation":[{"name":"Sungkyunkwan University,Department of Semiconductor, Convergence Engineering,Suwon,Korea"}]},{"given":"Woo Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Semiconductor, Convergence Engineering,Suwon,Korea"}]},{"given":"Tae Hee","family":"Han","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Semiconductor, Systems Engineering,Suwon,Korea"}]}],"member":"263","reference":[{"volume-title":"AMD64 Architecture Programmer\u2019s Manual Volume 2: System Programming","year":"2024","key":"ref1"},{"key":"ref2","first-page":"1","article-title":"Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources","author":"Kanellopoulos","year":"2023","journal-title":"In MICRO"},{"volume-title":"Volume 3: System Programming Guide","key":"ref3","article-title":"Intel\u00ae64 and IA-32 architectures software developer\u2019s manual"},{"key":"ref4","first-page":"1","article-title":"Every Walk\u2019s a Hit: Making Page Walks Single-Access Cache Hits","volume-title":"ASPLOS 2022","author":"Hyun Park"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2014.37"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623789"},{"journal-title":"The GAP Bench-mark Suite","year":"2015","author":"Beamer","key":"ref8"},{"article-title":"The Championship Simulator: Architectural Simulation for Education and Competition","year":"2022","author":"Gober","key":"ref9"},{"key":"ref10","first-page":"1","article-title":"TLB;DR: Enhancing TLB-based Attacks with TLB Desynchronized Reverse Engineering","author":"Tatar","year":"2022","journal-title":"In USENIX Security"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3217484"}],"event":{"name":"2025 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2025,1,19]]},"location":"Osaka, Japan","end":{"date-parts":[[2025,1,22]]}},"container-title":["2025 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10879455\/10879601\/10879750.pdf?arnumber=10879750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:01:11Z","timestamp":1740081671000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10879750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,19]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iceic64972.2025.10879750","relation":{},"subject":[],"published":{"date-parts":[[2025,1,19]]}}}