{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:57:01Z","timestamp":1780675021663,"version":"3.54.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T00:00:00Z","timestamp":1670198400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T00:00:00Z","timestamp":1670198400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,12,5]]},"DOI":"10.1109\/icfpt56656.2022.9974478","type":"proceedings-article","created":{"date-parts":[[2022,12,15]],"date-time":"2022-12-15T20:06:11Z","timestamp":1671134771000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Jean-Michel","family":"Gorius","sequence":"first","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simon","family":"Rokicki","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven","family":"Derrien","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2088950"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380492"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681612"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021754"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488796"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293914"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012866"},{"key":"ref6","year":"0","journal-title":"CoWAre LisaTek Processor Designer Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3188136"},{"key":"ref8","article-title":"PULPino: A small single-core RISC-V SoC","author":"traber","year":"0","journal-title":"3rd RISC-V Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207115"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086325"},{"key":"ref9","first-page":"1","article-title":"What You Simulate Is What You Synthesize: Design of a RISC-V Core from C++ Specifications","author":"rokicki","year":"0","journal-title":"RISC- V Workshop 2019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317890"}],"event":{"name":"2022 International Conference on Field-Programmable Technology (ICFPT)","location":"Hong Kong","start":{"date-parts":[[2022,12,5]]},"end":{"date-parts":[[2022,12,9]]}},"container-title":["2022 International Conference on Field-Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9973804\/9974184\/09974478.pdf?arnumber=9974478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T19:34:06Z","timestamp":1673897646000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9974478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icfpt56656.2022.9974478","relation":{},"subject":[],"published":{"date-parts":[[2022,12,5]]}}}