{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T17:44:33Z","timestamp":1755798273970,"version":"3.44.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["EP\/R024642\/1"],"award-info":[{"award-number":["EP\/R024642\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,10]]},"DOI":"10.1109\/icfpt64416.2024.11113398","type":"proceedings-article","created":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:38:13Z","timestamp":1755545893000},"page":"01-09","source":"Crossref","is-referenced-by-count":0,"title":["MPD - Multi-Project Die Sharing Enabled by an Embedded FPGA"],"prefix":"10.1109","author":[{"given":"Dirk","family":"Koch","sequence":"first","affiliation":[{"name":"Heidelberg University,Germany"}]},{"given":"Myrtle","family":"Shah","sequence":"additional","affiliation":[{"name":"Heidelberg University,Germany"}]},{"given":"Gavaskar","family":"Kanagara","sequence":"additional","affiliation":[{"name":"Heidelberg University,Germany"}]},{"given":"Riadh Ben","family":"Abdelhamid","sequence":"additional","affiliation":[{"name":"Heidelberg University,Germany"}]},{"given":"Nguyen","family":"Dao","sequence":"additional","affiliation":[{"name":"The University of Manchester,UK"}]}],"member":"263","reference":[{"volume-title":"Veripool","year":"2021","key":"ref1"},{"volume-title":"Yosys Open SYnthesis Suite","author":"Wolf","key":"ref2"},{"volume-title":"Berkeley Logic Synthesis and Verification Group","key":"ref3","article-title":"ABC: A System for Sequential Synthesis and Verification"},{"volume-title":"eFabless","year":"2021","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"article-title":"Caravel Analog User (rev. c4d8e65)","volume-title":"efabless","year":"2021","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"volume-title":"Princeton Reconfigurable Gate Array","year":"2019","author":"University","key":"ref9"},{"volume-title":"OSU RISC-V Caravel (rev. 52f6cf8)","year":"2021","author":"Alex","key":"ref10"},{"article-title":"Amaranth+Coriolis Test SoC (rev. 619704f)","volume-title":"efabless","year":"2021","key":"ref11"},{"volume-title":"PicoRV32","year":"2019","author":"Wolf","key":"ref12"},{"volume-title":"Skywater Technology","year":"2021","key":"ref13"},{"article-title":"GlobalFoundries GF180MCU Open Source PDK","volume-title":"Google + GlobalFoundries","year":"2021","key":"ref14"},{"article-title":"Efabless Caravel harness SoC (rev. cd263ed2)","volume-title":"Google and efabless","year":"2021","key":"ref15"},{"article-title":"Caravel Harness - General Purpose Input\/Output","volume-title":"Google + efabless","year":"2021","key":"ref16"},{"volume-title":"TinyTapeout 02","year":"2022","author":"Shaked","key":"ref17"},{"volume-title":"SIMON-Cipher","year":"2022","author":"Price","key":"ref18"},{"volume-title":"S4GA: Super Slow Serial SRAM FPGA","year":"2022","author":"Gray","key":"ref19"},{"volume-title":"From Idea to Chip Design in Minutes - with Tiny Tapeout-6 you can design your custom silicon for just $300","year":"2021","author":"Das","key":"ref20"},{"article-title":"iCE40 LP\/HX Low-Power, High-Performance FPGA with Small BGA package for the thinnest devices","volume-title":"Lattice Inc.","year":"2020","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"article-title":"FABulous: an Embedded FPGA Framework (git)","volume-title":"University of Manchester and Heidelberg University","year":"2024","key":"ref25"},{"article-title":"User Guide for sky130_fd_io","volume-title":"Skywater","year":"2020","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502371"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1088\/1748-0221\/19\/08\/P08023","volume-title":"Embedded fpga developments in 130 nm and 28 nm cmos for machine learning in particle detector readout","author":"Gonski","year":"2024"},{"article-title":"USB_CDC verilog module","volume-title":"Ulixxe","year":"2024","key":"ref31"}],"event":{"name":"2024 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2024,12,10]]},"location":"Sydney, Australia","end":{"date-parts":[[2024,12,12]]}},"container-title":["2024 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11113383\/11113387\/11113398.pdf?arnumber=11113398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T04:50:36Z","timestamp":1755579036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11113398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/icfpt64416.2024.11113398","relation":{},"subject":[],"published":{"date-parts":[[2024,12,10]]}}}