{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:30:30Z","timestamp":1766068230819,"version":"3.44.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["218864"],"award-info":[{"award-number":["218864"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,10]]},"DOI":"10.1109\/icfpt64416.2024.11113423","type":"proceedings-article","created":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:38:13Z","timestamp":1755545893000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["Parallel FPGA Routing with On-The-Fly Net Decomposition"],"prefix":"10.1109","author":[{"given":"Fahrican","family":"Ko\u015far","sequence":"first","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,ON,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mirjana","family":"Stojilovi\u0107","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,ON,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045175"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00026"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718378"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165715"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2768416"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056782"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681758"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174246"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3406959"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2901243"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC57769.2023.10321904"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645563"},{"volume-title":"tb.b::task_group documentation","year":"2023","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00026"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/235815.235821"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577299"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900091"},{"journal-title":"Verilog to Routing (VTR)","year":"2024","key":"ref27"}],"event":{"name":"2024 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2024,12,10]]},"location":"Sydney, Australia","end":{"date-parts":[[2024,12,12]]}},"container-title":["2024 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11113383\/11113387\/11113423.pdf?arnumber=11113423","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T04:46:51Z","timestamp":1755578811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11113423\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/icfpt64416.2024.11113423","relation":{},"subject":[],"published":{"date-parts":[[2024,12,10]]}}}