{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:30:37Z","timestamp":1780673437869,"version":"3.54.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,10]]},"DOI":"10.1109\/icfpt64416.2024.11113451","type":"proceedings-article","created":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:38:13Z","timestamp":1755545893000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An MLIR-Based Compiler for Hardware Acceleration with Recursion Support: (PhD Forum Paper)"],"prefix":"10.1109","author":[{"given":"Jiangnan","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhengyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuegong","family":"Zhou","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3530775"},{"key":"ref2","author":"Inc","year":"2023","journal-title":"Vitis High-Level Synthesis User Guide (UG1399)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435269"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760777"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1145\/3377811.3380340","article-title":"HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA","volume-title":"Proceedings of the ACM\/IEEE 42nd International Conference on Software Engineering","author":"Lau","year":"2020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"}],"event":{"name":"2024 International Conference on Field Programmable Technology (ICFPT)","location":"Sydney, Australia","start":{"date-parts":[[2024,12,10]]},"end":{"date-parts":[[2024,12,12]]}},"container-title":["2024 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11113383\/11113387\/11113451.pdf?arnumber=11113451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T04:51:45Z","timestamp":1755579105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11113451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icfpt64416.2024.11113451","relation":{},"subject":[],"published":{"date-parts":[[2024,12,10]]}}}