{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T20:12:17Z","timestamp":1778184737513,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T00:00:00Z","timestamp":1757462400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,10]]},"DOI":"10.1109\/icfsp67350.2025.11353784","type":"proceedings-article","created":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T21:19:25Z","timestamp":1769721565000},"page":"139-145","source":"Crossref","is-referenced-by-count":0,"title":["Research and Development of FPGA Layout and Routing Algorithms: From Traditional Methods to Open Source Frameworks and 3D Integration"],"prefix":"10.1109","author":[{"given":"Shurui","family":"Ma","sequence":"first","affiliation":[{"name":"China University of Petroleum (East China),Qingdao,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Ye","sequence":"additional","affiliation":[{"name":"North West University,Xi’an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingjun","family":"Xu","sequence":"additional","affiliation":[{"name":"Fuzhou University,Fuzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhixuan","family":"Liang","sequence":"additional","affiliation":[{"name":"Luhe International Academy,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/hpec55821.2022.9926347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2017.8203878"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2998435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640034"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"ref6","first-page":"1","article-title":"FPGA implementation of digital filters","volume-title":"Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP\u201995)","volume":"1","author":"Chou"}],"event":{"name":"2025 10th International Conference on Frontiers of Signal Processing (ICFSP)","location":"Paris, France","start":{"date-parts":[[2025,9,10]]},"end":{"date-parts":[[2025,9,12]]}},"container-title":["2025 10th International Conference on Frontiers of Signal Processing (ICFSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11353462\/11353497\/11353784.pdf?arnumber=11353784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T19:50:17Z","timestamp":1778183417000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11353784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icfsp67350.2025.11353784","relation":{},"subject":[],"published":{"date-parts":[[2025,9,10]]}}}