{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:52:16Z","timestamp":1725681136839},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232835","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T19:42:57Z","timestamp":1342726977000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Synthesis of clock gating logic through factored form matching"],"prefix":"10.1109","author":[{"given":"Inhak","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1145\/1629911.1629957","article-title":"resurrecting infeasible clock-gating functions","author":"arbel","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391637"},{"key":"10","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERI M92\/41"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/323480.323482"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162861"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"journal-title":"Power Compiler User Guide","year":"2010","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722182"},{"journal-title":"Logic Synthesis and Verification Algorithms","year":"1996","author":"hatchtel","key":"9"},{"key":"8","first-page":"184","article-title":"Power reduction through clock gating by symbolic manipulation","author":"theeuwen","year":"1996","journal-title":"Proc Symp Logic and Architecture Design"},{"year":"0","key":"11"},{"journal-title":"Synopsys Design Compiler User Guide","year":"2008","key":"12"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232835.pdf?arnumber=6232835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:37:52Z","timestamp":1497980272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232835","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}