{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:30:30Z","timestamp":1725636630026},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232850","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:42:57Z","timestamp":1342741377000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["System-level optimization and benchmarking of graphene PN junction logic system based on empirical CPI model"],"prefix":"10.1109","author":[{"given":"Chenyun","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139164313"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919640"},{"key":"12","article-title":"Device-and system-level performance modeling for graphene PN junction logic","author":"pan","year":"2012","journal-title":"ISQED"},{"journal-title":"A Generic System Simulator with Novel On-Chip Cache and Throughput Models for Gigascale Integration","year":"1998","author":"eble","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424281"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0419"},{"key":"10","article-title":"Exposing speculative thread parallelism in SPEC2000","author":"prabhu","year":"2005","journal-title":"Symposium on Principles and Practice of Parallel Programming"},{"journal-title":"CACTI 5 1","year":"0","author":"thoziyoor","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.464592"},{"year":"0","key":"5"},{"key":"4","article-title":"IntSim: A CAD tool for optimization of multi-level interconnect networks","author":"sekar","year":"2007","journal-title":"Proc IEEE ICCAD"},{"key":"9","first-page":"483","author":"amdahl","year":"1967","journal-title":"Validity of the Single-Processor Approach to Achieving Large Scale Computing Capabilities"},{"year":"0","key":"8"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232850.pdf?arnumber=6232850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:37:29Z","timestamp":1490110649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232850","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}