{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:47:54Z","timestamp":1725616074693},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232861","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:42:57Z","timestamp":1342741377000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Using ECC and redundancy to minimize vmin induced yield loss in 6T SRAM arrays"],"prefix":"10.1109","author":[{"given":"Guru","family":"Shamanna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raja","family":"Gaurav","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y. K","family":"Raghavendra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Percy","family":"Marfatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhunesh","family":"Kshatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373426"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"10","article-title":"High performance 32nm technology featuring 2nd generation high-K metal gate transistors","author":"packan","year":"2009","journal-title":"IEDM"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"7","article-title":"NBTI induced VMIN drift","author":"lins","year":"2006","journal-title":"IEDM"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"4","article-title":"65nm soc embedded 6T-SRAM with read & write stabilizing circuits","author":"ohbayashi","year":"0","journal-title":"2006 Symposium on VLSI Circuits"},{"key":"9","first-page":"74","article-title":"32nm xeon processor","author":"sawant","year":"2011","journal-title":"ISSCC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977305"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232861.pdf?arnumber=6232861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:37:36Z","timestamp":1490110656000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232861","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}