{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:02:45Z","timestamp":1725768165884},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232870","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:42:57Z","timestamp":1342741377000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Robust PEALD SiN spacer for gate first high-k metal gate integration"],"prefix":"10.1109","author":[{"given":"D.H.","family":"Triyoso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Jaschke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mutas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Hempel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.K.","family":"Schaeffer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Lenski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"103","article-title":"Atomic layer deposition","author":"ritala","year":"2001","journal-title":"Handbook of Thin Films Materials"},{"key":"2","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/IEDM.2000.904301","article-title":"80nm CMOSFET technology using double offset-implanted source\/drain extension and low temperature SiN process","author":"sayama","year":"2000","journal-title":"IEDM Tech Digest"},{"key":"10","article-title":"Silicon nitride and silicon oxide thin films by plasma ALD","author":"fang","year":"2008","journal-title":"The 8th International Conference on Atomic Layer Deposition"},{"key":"1","article-title":"New material challenges in 32nm gate first high K module","author":"gra?tsch","year":"2011","journal-title":"Semicon Europa"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1116\/1.3659699"},{"key":"6","first-page":"55","article-title":"Ultimate solution for low thermal budget gate spacer and etch stopper to retard short channel effect in sub-90nm devices","author":"yang","year":"2003","journal-title":"VLSI Tech Dig"},{"key":"5","first-page":"517","article-title":"Improvement of the current-voltage characteristics of a tunneling dielectric by barrier engineering by adopting an atomic-layer-deposited SiN layer for flash memory applications","author":"hong","year":"2005","journal-title":"Proceedings of ESSDERC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1116\/1.3609974"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1116\/1.3584790"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1149\/1.3491381"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232870.pdf?arnumber=6232870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:37:53Z","timestamp":1497994673000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232870","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}