{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:56:54Z","timestamp":1729630614953,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232871","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:42:57Z","timestamp":1342741377000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["O(n) layout-coloring for multiple-patterning lithography and conflict-removal using compaction"],"prefix":"10.1109","author":[{"given":"Rani S.","family":"Ghaida","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanak B.","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sani R.","family":"Nassif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars W.","family":"Liebmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","DOI":"10.1117\/12.879500","article-title":"Layout decomposition of self-aligned double patterning for 2d random logic patterning","volume":"7974","author":"ban","year":"2011","journal-title":"Proc SPIE"},{"key":"18","doi-asserted-by":"crossref","first-page":"832706","DOI":"10.1117\/12.917775","article-title":"Self-aligned double patterning (sadp) compliant design flow","volume":"8327","author":"ma","year":"2012","journal-title":"Proc SPIE"},{"journal-title":"Calibre Standard Verification Rule Format Manual v2009","year":"0","key":"15"},{"key":"16","article-title":"Decomposition-aware standard cell design flows to enable double-patterning technology","volume":"7974","author":"liebmann","year":"2011","journal-title":"SPIE"},{"key":"13","doi-asserted-by":"crossref","first-page":"1347","DOI":"10.1109\/TCAD.2005.852040","article-title":"Calligrapher: A new layout-migration engine for hard intellectual property libraries","volume":"24","author":"zhu","year":"2005","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105297"},{"key":"11","first-page":"556","article-title":"Native-conflict-aware wire perturbation for double patterning technology","author":"chen","year":"2009","journal-title":"IEEE Intl Conf on Computer-Aided Design"},{"key":"12","first-page":"116","article-title":"A VLSI artwork legalization technique based on a new criteria of minimum layout perturbation","author":"heng","year":"1997","journal-title":"ACM Int Symp Physical Design"},{"key":"3","first-page":"652","article-title":"Double patterning design split implementation and validation for the 32nm node","volume":"6521","author":"drapeau","year":"2007","journal-title":"Proc SPIE"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1117\/12.916636"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105299"},{"key":"10","first-page":"32","article-title":"WISDOM: Wire spreading enhanced decomposition of masks in double patterning lithography","author":"yuan","year":"2009","journal-title":"IEEE Intl Conf on Computer-Aided Design"},{"key":"7","first-page":"107","article-title":"Double patterning layout decomposition for simultaneous conflict and stitch minimization","author":"yuan","year":"2009","journal-title":"Int Symp Physical Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1117\/12.801381"},{"key":"4","first-page":"69","article-title":"Development of layout split algorithms and print-ability evaluation for double patterning technology","volume":"6924","author":"chiou","year":"2008","journal-title":"Proc SPIE"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687510"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419807"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232871.pdf?arnumber=6232871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:37:53Z","timestamp":1497994673000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232871","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}