{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:31:05Z","timestamp":1725532265837},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232882","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:42:57Z","timestamp":1342741377000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Minimum logic of guaranteed single soft error resilience based on group distance-two code"],"prefix":"10.1109","author":[{"family":"Bao Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"journal-title":"Nangate open cell library","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"2","article-title":"Critical reliability challenges for the international technology roadmap for semiconductors (ITRS)","author":"blish","year":"2003","journal-title":"International SEMATECH"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1961.tb01630.x"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"6","article-title":"The fundamentals of efficient synthesizable finite state machine design using nc-verilog and buildgates","author":"cummings","year":"2002","journal-title":"Proc International Cadence Usergroup Conference"},{"journal-title":"Advanced Digital Design with the Verilog HDL","year":"2003","author":"ciletti","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/12.2255"},{"key":"9","article-title":"State machine design techniques for verilog and vhdl","author":"golson","year":"1994","journal-title":"Synopsys User Group Conference (SNUG)"},{"journal-title":"New Methods of Concurrent Checking","year":"2008","author":"go?essel","key":"8"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232882.pdf?arnumber=6232882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:44:10Z","timestamp":1490111050000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232882","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}