{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:02:39Z","timestamp":1725494559267},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/icicdt.2013.6563293","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T12:20:40Z","timestamp":1376482840000},"page":"17-20","source":"Crossref","is-referenced-by-count":0,"title":["Folded circuit synthesis: Logic simplification using dual edge-triggered flip-flops"],"prefix":"10.1109","author":[{"given":"Inhak","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Electronic Circuit with Dual Edge Triggered Flip-flop","year":"2000","author":"llopis","key":"3"},{"key":"2","first-page":"59","article-title":"Timing analysis of dual-edge-triggered flipflop based circuits with clock gating","author":"oh","year":"2009","journal-title":"Proc Int Integrated Circuit Design and Technology Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675811"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480022"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"journal-title":"Gating for Dual Edge-Triggered Clocking","year":"2006","author":"tschanz","key":"4"},{"year":"0","key":"9"},{"key":"8","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"UC Berkeley Tech Rep UCB\/ERL M02\/26"}],"event":{"name":"2013 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2013,5,29]]},"location":"Pavia, Italy","end":{"date-parts":[[2013,5,31]]}},"container-title":["Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6556112\/6563281\/06563293.pdf?arnumber=6563293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:16:40Z","timestamp":1490203000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6563293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2013.6563293","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}