{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:32:20Z","timestamp":1725553940974},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/icicdt.2013.6563305","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T16:20:40Z","timestamp":1376497240000},"page":"69-72","source":"Crossref","is-referenced-by-count":1,"title":["Impact of precursors choice on characteristics of PEALD SiN for spacer applications"],"prefix":"10.1109","author":[{"given":"D.H.","family":"Triyoso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Hempel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ohsiek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.K.","family":"Schaeffer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Lenski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Optimization of ALD sin spacers for 28nm and beyond","author":"koehler","year":"2012","journal-title":"As Presented in European MRS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232870"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1149\/1.3491381"},{"key":"1","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/IEDM.2000.904301","article-title":"80nm CMOSFET technology using double offset-implanted source\/drain extension and low temperature sin process","author":"sayama","year":"2000","journal-title":"IEDM Tech Digest"},{"key":"7","first-page":"517","article-title":"Improvement of the current-voltage characteristics of a tunneling dielectric by barrier engineering by adopting an atomic-layer-deposited sin layer for flash memory applications","author":"hong","year":"2005","journal-title":"Proceedings of ESSDERC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4757907"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1116\/1.3609974"},{"key":"4","first-page":"103","article-title":"Atomic layer deposition","author":"ritala","year":"2001","journal-title":"Handbook of Thin Films Materials Edited by H S Nalwa"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1116\/1.3659699"},{"key":"8","first-page":"55","article-title":"Ultimate solution for low thermal budget gate spacer and etch stopper to retard short channel effect in sub-90nm devices","author":"yang","year":"2003","journal-title":"VLSI Tech Dig"}],"event":{"name":"2013 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2013,5,29]]},"location":"Pavia, Italy","end":{"date-parts":[[2013,5,31]]}},"container-title":["Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6556112\/6563281\/06563305.pdf?arnumber=6563305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T17:50:25Z","timestamp":1498067425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6563305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2013.6563305","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}