{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T07:23:26Z","timestamp":1769239406735,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/icicdt.2013.6563308","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T16:20:40Z","timestamp":1376497240000},"page":"81-84","source":"Crossref","is-referenced-by-count":2,"title":["A CBRAM-based compact interconnect switch for non-volatile reconfigurable logic circuits"],"prefix":"10.1109","author":[{"given":"Santhosh","family":"Onkaraiah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Belleville","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina","family":"Reyboz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elisa","family":"Vianello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Muller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/NVMTS.2013.6632872","article-title":"Compact model of CBRAM in verilog-A","author":"reyboz","year":"2012","journal-title":"12th IEEE Annual Non-Volatile Memory Technology Symposium (NVMTS)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254003"},{"key":"4","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor-CMOS hybrid integrated circuits for reconfigurable logic","volume":"9","author":"xia","year":"2009","journal-title":"Nano Letters"}],"event":{"name":"2013 International Conference on IC Design & Technology (ICICDT)","location":"Pavia, Italy","start":{"date-parts":[[2013,5,29]]},"end":{"date-parts":[[2013,5,31]]}},"container-title":["Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6556112\/6563281\/06563308.pdf?arnumber=6563308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T23:49:10Z","timestamp":1596325750000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6563308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2013.6563308","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}