{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:50:46Z","timestamp":1725573046805},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/icicdt.2013.6563310","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T16:20:40Z","timestamp":1376497240000},"page":"89-92","source":"Crossref","is-referenced-by-count":3,"title":["6T SRAM performance and power gain using double gate MOS in 28nm FDSOI technology"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Asthana","sequence":"first","affiliation":[]},{"given":"Malathi","family":"Kar","sequence":"additional","affiliation":[]},{"given":"Jean","family":"Jimenez","sequence":"additional","affiliation":[]},{"given":"Sebastien","family":"Haendler","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Galy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/VLSIT.2007.4339734"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/IEDM.2004.1419245"},{"key":"15","article-title":"UTBB FDSOI transistors with dual sti for a multi-vt strategy at 20nm node and below","author":"grenouillet","year":"2012","journal-title":"IEEE Intl Electron Devices Meeting"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/VLSIC.2004.1346590"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ESSDERC.2008.4681734"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/VLSIT.2012.6242497"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ICSICT.2010.5667575"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/TCSII.2010.2083130"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ISSCC.2011.5746307"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/JSSC.2005.864124"},{"key":"1","first-page":"230","article-title":"A 4. 6 ghz 162mb sram design in 22nm tri-gate cmos technology with integrated active vmin-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"ISSCC"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/JSSC.2009.2020201"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/.2005.1469239"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/IEDM.2008.4796660"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/JSSC.2005.859025"},{"key":"4","article-title":"A boosted wordline voltage generator for low voltage memories","author":"wang","year":"2003","journal-title":"ICECS"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISSCC.2007.373427"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/JSSC.2007.917509"}],"event":{"name":"2013 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2013,5,29]]},"location":"Pavia, Italy","end":{"date-parts":[[2013,5,31]]}},"container-title":["Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6556112\/6563281\/06563310.pdf?arnumber=6563310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:20:58Z","timestamp":1490217658000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6563310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2013.6563310","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}