{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:27:41Z","timestamp":1725492461480},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/icicdt.2014.6838594","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T15:03:50Z","timestamp":1406559830000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Design layout optimization in the presence of proximity-dependent stress effects"],"prefix":"10.1109","author":[{"given":"Akif","family":"Sultan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rashad","family":"Ramzan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Derick","family":"Wristers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"233","article-title":"Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS techniques","author":"horstmann","year":"2005","journal-title":"Proc IEDM"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904303"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979529"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880165"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469196"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824277"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705217"},{"key":"9","first-page":"442","article-title":"CAD utilities to comprehend layout-dependent stress effects in 45nm high-performance SOI custom macro design","author":"sultan","year":"2009","journal-title":"ISQED"},{"key":"8","first-page":"858","article-title":"Compact model methodology for dualstress nitride liner films in a 90nm SOI ULSI technology","author":"williams","year":"2006","journal-title":"NSTI Nanotech"}],"event":{"name":"2014 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2014,5,28]]},"location":"Austin, TX, USA","end":{"date-parts":[[2014,5,30]]}},"container-title":["2014 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6832295\/6838579\/06838594.pdf?arnumber=6838594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:07:33Z","timestamp":1490285253000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6838594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2014.6838594","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}