{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:50:27Z","timestamp":1774540227674,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/icicdt.2014.6838606","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T19:03:50Z","timestamp":1406574230000},"page":"1-4","source":"Crossref","is-referenced-by-count":27,"title":["FinFET SRAM design challenges"],"prefix":"10.1109","author":[{"given":"David","family":"Burnett","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Parihar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hema","family":"Ramamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriram","family":"Balasubramanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"232","article-title":"A 14nm FinFET 128Mb 6T SRAM with Vmin enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"ISSCC Tech Digest"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213513"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164730"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"5","first-page":"238","article-title":"A 16nm 128Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-Vmin applications","author":"chen","year":"2014","journal-title":"ISSCC Tech Digest"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724591"},{"key":"9","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149um2 cell in 32nm highk metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"ISSCC Tech Digest"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"11","first-page":"316","article-title":"A 20nm 112Mb SRAM in high-k meetal-gate with assist circuitry for low-leakage and low-Vmin applications","author":"chang","year":"2013","journal-title":"ISSCC Tech Digest"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479099"}],"event":{"name":"2014 IEEE International Conference on IC Design & Technology (ICICDT)","location":"Austin, TX, USA","start":{"date-parts":[[2014,5,28]]},"end":{"date-parts":[[2014,5,30]]}},"container-title":["2014 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6832295\/6838579\/06838606.pdf?arnumber=6838606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:31:58Z","timestamp":1490301118000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6838606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2014.6838606","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}