{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:41Z","timestamp":1774716221633,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/icicdt.2015.7165876","type":"proceedings-article","created":{"date-parts":[[2015,7,27]],"date-time":"2015-07-27T17:17:27Z","timestamp":1438017447000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Low Standby Power Capacitively Coupled Sense Amplifier for wide voltage range operation of dual rail SRAMs"],"prefix":"10.1109","author":[{"given":"Anuj","family":"Grover","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Promod","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Daud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. S.","family":"Visweswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chittoor","family":"Parthasarathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Turgis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guillaume","family":"Moritz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006428"},{"key":"ref3","first-page":"9","article-title":"Wordline and bitline pulsing schemes for improving SRAM cell stability in low- Vcc 65 nm CMOS designs","author":"khellah","year":"2006","journal-title":"Symposium on VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2013.6563301"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757418"},{"key":"ref7","first-page":"452","article-title":"27.1 A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, embedding FMAX tracking","author":"wilson","year":"0","journal-title":"ISSCC 2014"},{"key":"ref2","first-page":"ci26","article-title":"Dual-VCC 8T-bitcell SRAM Array in 22nm tri-gate CMOS for energy-efficient operation across wide dynamic voltage range","author":"kulkarni","year":"2013","journal-title":"Symposium on VLSI Circuits"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"}],"event":{"name":"2015 International Conference on IC Design & Technology (ICICDT)","location":"Leuven, Belgium","start":{"date-parts":[[2015,6,1]]},"end":{"date-parts":[[2015,6,3]]}},"container-title":["2015 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7153312\/7165871\/07165876.pdf?arnumber=7165876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:12:30Z","timestamp":1490404350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7165876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2015.7165876","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}