{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:41:19Z","timestamp":1725579679698},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/icicdt.2015.7165884","type":"proceedings-article","created":{"date-parts":[[2015,7,27]],"date-time":"2015-07-27T17:17:27Z","timestamp":1438017447000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Impact of fin shape variability on device performance towards 10nm node"],"prefix":"10.1109","author":[{"given":"Kazuyuki","family":"Tomida","sequence":"first","affiliation":[]},{"given":"Keizo","family":"Hiraga","sequence":"additional","affiliation":[]},{"given":"Morin","family":"Dehan","sequence":"additional","affiliation":[]},{"given":"Geert","family":"Hellings","sequence":"additional","affiliation":[]},{"given":"Doyoung","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Kenichi","family":"Miyaguhi","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Chiarella","sequence":"additional","affiliation":[]},{"given":"Minsoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Anda","family":"Mocuta","sequence":"additional","affiliation":[]},{"given":"Naoto","family":"Horiguchi","sequence":"additional","affiliation":[]},{"given":"Abdelkarim","family":"Mercha","sequence":"additional","affiliation":[]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[]},{"given":"Aaron","family":"Thean","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"131","article-title":"A 14nm Logic Technology Featuring 2nd-Generation FinFET, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588 m2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref3","first-page":"48","article-title":"An Enhanced 16nm CMOS Technology Featuring 2nd Generation FinFET Transistors and Advanced Cu\/low-k Interconnect for Low Power and High Performance Applications","author":"wu","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref6","article-title":"Impact of measured process variations on performance and power consumption of loaded inverter cells in N14 \/ N10 \/ N7 Bulk FinFET technology nodes","author":"schuddinck","year":"2015","journal-title":"Symp VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281474"},{"key":"ref2","first-page":"224","article-title":"A 16nm FinFET Technology for Mobile SoC and Computing Applications","author":"wu","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref1","first-page":"131","article-title":"A 22nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors","author":"auth","year":"2012","journal-title":"Symp VLSI Tech Dig"}],"event":{"name":"2015 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2015,6,1]]},"location":"Leuven, Belgium","end":{"date-parts":[[2015,6,3]]}},"container-title":["2015 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7153312\/7165871\/07165884.pdf?arnumber=7165884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:40:08Z","timestamp":1490406008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7165884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2015.7165884","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}