{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,9]],"date-time":"2024-08-09T07:14:29Z","timestamp":1723187669037},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/icicdt.2015.7165885","type":"proceedings-article","created":{"date-parts":[[2015,7,27]],"date-time":"2015-07-27T21:17:27Z","timestamp":1438031847000},"source":"Crossref","is-referenced-by-count":5,"title":["Modeling FinFET metal gate stack resistance for 14nm node and beyond"],"prefix":"10.1109","author":[{"given":"Kenichi","family":"Miyaguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bertrand","family":"Parvais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars-Ake","family":"Ragnarsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdelkarim","family":"Mercha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anda","family":"Mocuta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aaron","family":"Thean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"56","article-title":"Highly Scalable Bulk FinFET Devices with Multi-VT Options by Conductive Metal Gate Stack Tuning for the 10-nm Node and Beyond","author":"ragnarsson","year":"2014","journal-title":"Tech Digest VLSI Symp"},{"key":"ref3","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946037"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658494"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.861599"}],"event":{"name":"2015 International Conference on IC Design & Technology (ICICDT)","location":"Leuven, Belgium","start":{"date-parts":[[2015,6,1]]},"end":{"date-parts":[[2015,6,3]]}},"container-title":["2015 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7153312\/7165871\/07165885.pdf?arnumber=7165885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:17:59Z","timestamp":1490419079000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7165885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2015.7165885","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}