{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T23:26:31Z","timestamp":1730244391401,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/icicdt.2015.7165895","type":"proceedings-article","created":{"date-parts":[[2015,7,27]],"date-time":"2015-07-27T21:17:27Z","timestamp":1438031847000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Impact of device and interconnect process variability on clock distribution"],"prefix":"10.1109","author":[{"given":"Nathalie","family":"Fievet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rogier","family":"Baert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic","family":"Robert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdelkarim","family":"Mercha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aaron","family":"Thean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Lithography Chapter in ITRS","year":"2013","key":"ref10"},{"key":"ref11","first-page":"276","article-title":"Chapter 8 : Physical Design Considerations","author":"konstadinidis","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"key":"ref12","first-page":"23","article-title":"Chapter 2: Modern Clock Distribution Systems","author":"konstadinidis","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2212473"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/55.585349"},{"key":"ref4","first-page":"10","volume":"25","author":"borkar","year":"2005","journal-title":"Designing reliable systems from unreliable components The challenges of transistor variability and degradation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450394"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855297"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0261-0_8"},{"key":"ref8","first-page":"424","article-title":"Clock mesh frame-work","author":"chakrabarti","year":"2012","journal-title":"Proc IEEE ISQED"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.88"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.91"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591541"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50020-5"}],"event":{"name":"2015 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2015,6,1]]},"location":"Leuven, Belgium","end":{"date-parts":[[2015,6,3]]}},"container-title":["2015 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7153312\/7165871\/07165895.pdf?arnumber=7165895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:06:55Z","timestamp":1490418415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7165895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2015.7165895","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}