{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:02:55Z","timestamp":1725541375697},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/icicdt.2015.7165917","type":"proceedings-article","created":{"date-parts":[[2015,7,27]],"date-time":"2015-07-27T17:17:27Z","timestamp":1438017447000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Simple wafer stacking 3D-FPGA architecture"],"prefix":"10.1109","author":[{"given":"Motoki","family":"Amagasaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qian","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673274"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556234"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854637"},{"key":"ref6","first-page":"291","article-title":"An Easily Testable Routing Architecture And Effecient Test Technique","author":"inoue","year":"2011","journal-title":"Proc of FPL"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E96.D.1602"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref12","article-title":"A Novel Three-Dimensional FPGA Architecture with High-speed Serial Communication Links","author":"kajiwara","year":"2015","journal-title":"Proc of ICFPT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref7","first-page":"3","article-title":"The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density","author":"ahmed","year":"2000","journal-title":"Proc of FPGAs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2009","author":"mishchenko","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1995.580726"}],"event":{"name":"2015 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2015,6,1]]},"location":"Leuven, Belgium","end":{"date-parts":[[2015,6,3]]}},"container-title":["2015 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7153312\/7165871\/07165917.pdf?arnumber=7165917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:17:57Z","timestamp":1490404677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7165917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2015.7165917","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}