{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:27:09Z","timestamp":1725776829267},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/icicdt.2016.7542046","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T22:53:38Z","timestamp":1471301618000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["An area compact soft error resident circuit for FPGA"],"prefix":"10.1109","author":[{"given":"Motoki","family":"Amagasaki","sequence":"first","affiliation":[]},{"given":"Yuji","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Takuya","family":"Teraoka","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Scaling effects on neutron-induced soft error in SRAMs Down to 22nm process","author":"ibe","year":"2009","journal-title":"Proc of WDSN2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2007.5205580"},{"key":"ref6","article-title":"Mitigating Single-Event Upsets Using Cypress ' s 65-nm Asynchronous SRAM","author":"badodekar","year":"0","journal-title":"Cypress white paper Document"},{"key":"ref5","first-page":"1","article-title":"MACAU: A Markov Model for Reliability Evaluations of Caches Under Single-bit and Multibit Upsets","author":"jinho","year":"2012","journal-title":"Proc of HPCA2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"ref7","first-page":"1","article-title":"A Layout-based Approach for Multiple Event Transient Analysis","author":"mojtaba","year":"2013","journal-title":"Proc of DAC2013"},{"key":"ref2","first-page":"162","article-title":"A Robust Reconfigurable Logic Device Based on Less Configuration Memory Logic Cell","author":"qian","year":"2010","journal-title":"Proc FPT2010"},{"key":"ref1","first-page":"1","article-title":"Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes","author":"parthasarathy","year":"2014","journal-title":"Proc of DAC2014"}],"event":{"name":"2016 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2016,6,27]]},"location":"Ho Chi Minh City","end":{"date-parts":[[2016,6,29]]}},"container-title":["2016 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527574\/7542033\/07542046.pdf?arnumber=7542046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T23:05:35Z","timestamp":1515539135000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2016.7542046","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}