{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T23:26:47Z","timestamp":1730244407286,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/icicdt.2016.7542050","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T22:53:38Z","timestamp":1471301618000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Beyond-Si materials and devices for more Moore and more than Moore applications"],"prefix":"10.1109","author":[{"given":"N.","family":"Collaert","sequence":"first","affiliation":[]},{"given":"A.","family":"Alian","sequence":"additional","affiliation":[]},{"given":"H.","family":"Arimura","sequence":"additional","affiliation":[]},{"given":"G.","family":"Boccardi","sequence":"additional","affiliation":[]},{"given":"G.","family":"Eneman","sequence":"additional","affiliation":[]},{"given":"J.","family":"Franco","sequence":"additional","affiliation":[]},{"given":"Ts.","family":"Ivanov","sequence":"additional","affiliation":[]},{"given":"D.","family":"Lin","sequence":"additional","affiliation":[]},{"given":"J.","family":"Mitard","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ramesh","sequence":"additional","affiliation":[]},{"given":"R.","family":"Rooyackers","sequence":"additional","affiliation":[]},{"given":"M.","family":"Schaekers","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sibaya-Hernandez","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sioncke","sequence":"additional","affiliation":[]},{"given":"Q.","family":"Smets","sequence":"additional","affiliation":[]},{"given":"A.","family":"Vais","sequence":"additional","affiliation":[]},{"given":"A.","family":"Vandooren","sequence":"additional","affiliation":[]},{"given":"A.","family":"Veloso","sequence":"additional","affiliation":[]},{"given":"A.","family":"Verhulst","sequence":"additional","affiliation":[]},{"given":"D.","family":"Verreck","sequence":"additional","affiliation":[]},{"given":"N.","family":"Waldron","sequence":"additional","affiliation":[]},{"given":"A.","family":"Walke","sequence":"additional","affiliation":[]},{"given":"L.","family":"Witters","sequence":"additional","affiliation":[]},{"given":"H.","family":"Yu","sequence":"additional","affiliation":[]},{"given":"X.","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"A. V.-Y.","family":"Thean","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"6","article-title":"Stress Simulations for Optimal Mobility Group IV pand nMOS FinFETs for the 14 nm Node and Beyond","author":"Eneman","year":"2012","journal-title":"IEDM Tech. Dig."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature10678"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISTDM.2012.6222422"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2033156"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.872367"},{"key":"ref6","first-page":"642","article-title":"l-nm-thick EOT High Mobility Ge n- and p-MOSFETs with Ultrathin GeOx\/Ge MOS Interfaces Fabricated by Plasma Post Oxidation","author":"Zhang","year":"2011","journal-title":"IEDM Tech. Digest"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796798"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1149\/05009.0613ecst"},{"article-title":"In0.53Ga0.47 As MOSFETs with high channel mobility and gate stack quality fabricated on 300 mm Si substrate","volume-title":"VLSI Technol. Symp., Tech. Digest, T205","author":"Huang","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1149\/06102.0107ecst"},{"key":"ref11","first-page":"799","article-title":"Gate-All-Around InGaAs Nanowire FETs with Peak Transconductance of 2200\u00b5A\/\u00b5m at 50nm Lg using a Replacement Fin RMG Flow","author":"Waldron","year":"2015","journal-title":"IEDM Tech. Digest"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047168"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1149\/1.3119560"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047087"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref17","volume":"115","author":"Quentin","year":"2014","journal-title":"J. Appl. Phys."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409811"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.4.024105"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2162220"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.4891348"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2005650"},{"key":"ref23","first-page":"142","article-title":"Si-cap-free SiGe p-channel Fin FETS and gate-all-around transistors in a replacement metal gate Process: interface trap density reduction and performance improvement by high-pressure deuterium anneal","volume-title":"VLSI Symp.","author":"Mertens"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223689"},{"key":"ref25","first-page":"102","article-title":"Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies","volume-title":"44th European Solid-State Device Research Conference - ESSDERC","author":"Huynh Bao"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.proeng.2015.09.226"},{"first-page":"127","article-title":"First RF Characterization of InGaAs Replacement Metal Gate (RMG) nFETs on SiGe-OI FinFETs Fabricated by 3D Monolithic Integration","author":"Desphande","key":"ref27"},{"key":"ref28","article-title":"Monolithic 3D Integration of Logic and Memory","author":"Chen","year":"2014","journal-title":"16th ACM\/IEEE System Level Interconnect Prediction (SLIP)"}],"event":{"name":"2016 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2016,6,27]]},"location":"Ho Chi Minh City","end":{"date-parts":[[2016,6,29]]}},"container-title":["2016 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527574\/7542033\/07542050.pdf?arnumber=7542050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:13:21Z","timestamp":1706055201000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2016.7542050","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}