{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:16:44Z","timestamp":1725491804579},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/icicdt.2016.7542059","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T18:53:38Z","timestamp":1471287218000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Fast design exploration with unified HW\/SW co-verification framework for high throughput wireless communication system"],"prefix":"10.1109","author":[{"given":"N.","family":"Sutisna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Hongyo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Lanante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Nagao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kurosaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ochi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"HAPS-60 Series User Guide","year":"2013","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2005.1630322"},{"journal-title":"IEEE 802 11ac\/D5 0","article-title":"Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specification","year":"2013","key":"ref6"},{"journal-title":"UMRBus Communication System Handbook v3 11","year":"2012","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/VLSI-DAT.2012.6212666","article-title":"A Hardware In The Loop Design Methodology for FPGA System and Its Application to Complex Functions","author":"liang","year":"2012","journal-title":"International Symposium on VLSI Design Automation and Test (VLSI-DAT)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2182009"}],"event":{"name":"2016 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2016,6,27]]},"location":"Ho Chi Minh City","end":{"date-parts":[[2016,6,29]]}},"container-title":["2016 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527574\/7542033\/07542059.pdf?arnumber=7542059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T18:05:31Z","timestamp":1515521131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2016.7542059","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}