{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:39:44Z","timestamp":1725784784504},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/icicdt.2017.7993512","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T20:03:48Z","timestamp":1502309028000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["SOTB (Silicon on Thin Buried Oxide): More than Moore technology for IoT and Automotive"],"prefix":"10.1109","author":[{"given":"Takumi","family":"Hasegawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiki","family":"Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideki","family":"Makiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Shinkawata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiro","family":"Kamohara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuo","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"109","article-title":"Poly\/High-klSiON Gate Stack and Novel Profile Engineering Dedicated for Ultralow-Voltage Silicon-on-Thin-BOX (SOTB) CMOS Operation","author":"yamamoto","year":"2012","journal-title":"VLSI Tech"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2010.5488922"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223665"},{"key":"ref5","first-page":"212t","article-title":"Ultralow-Voltage Operation of Silicon-on-Thin-BOX(SOTB) 2Mbit SRAM Down to 0.37V Utilizing Adaptive Back Bias","author":"yamamoto","year":"2013","journal-title":"VLSI"},{"journal-title":"ITRS 2007 PIDS","first-page":"24","year":"0","key":"ref2"},{"journal-title":"ITRS 2007 Executive Summary","first-page":"109","year":"0","key":"ref1"}],"event":{"name":"2017 IEEE International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2017,5,23]]},"location":"Austin, TX, USA","end":{"date-parts":[[2017,5,25]]}},"container-title":["2017 IEEE International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986714\/7993496\/07993512.pdf?arnumber=7993512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T15:59:54Z","timestamp":1502899194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2017.7993512","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}