{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T23:27:25Z","timestamp":1730244445637,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/icicdt.2018.8399770","type":"proceedings-article","created":{"date-parts":[[2018,7,2]],"date-time":"2018-07-02T21:15:04Z","timestamp":1530566104000},"page":"117-120","source":"Crossref","is-referenced-by-count":2,"title":["An area efficient low-voltage 6-T SRAM cell using stacked silicon nanowires"],"prefix":"10.1109","author":[{"given":"Ya-Chi","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Hsueh","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shui-Jinn","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Novel 3D integration process for highly scalable Nano-Beam stacked-channels GAA (NBG) FinFETs with Hf02\/TiN gate stack","author":"ernst","year":"0","journal-title":"IEDM Tech Dig 2006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2011.6135407"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1109\/TNANO.2008.917843","article-title":"High-performance twin silicon nanowire MOSFET (TSNWFET) on bulk Si wafer","volume":"7","author":"suk","year":"2008","journal-title":"IEEE Trans Nanotechnology"},{"journal-title":"High-density gate-all-around CMOS design","year":"2014","author":"liao","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"ref3","first-page":"9.1.1","article-title":"A 16nm FinFET CMOS technology for mobile SoC and computing applications","author":"wu","year":"0","journal-title":"IEDM 2013 Tech Dig"},{"key":"ref6","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 ?m2 SRAM cell size","author":"natarajan","year":"0","journal-title":"IEDM 2014 Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028206"},{"journal-title":"Synopsys Inc ver L-2016 03","article-title":"Sentaurus Device User Manual","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2504729"},{"journal-title":"International Technology Roadmap for Semiconductors","first-page":"14","year":"2015","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2049227"}],"event":{"name":"2018 International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2018,6,4]]},"location":"Otranto","end":{"date-parts":[[2018,6,6]]}},"container-title":["2018 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8391403\/8399713\/08399770.pdf?arnumber=8399770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T18:55:10Z","timestamp":1532372110000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8399770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2018.8399770","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}