{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T15:09:28Z","timestamp":1782400168080,"version":"3.54.5"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/icicdt.2018.8399776","type":"proceedings-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T01:15:04Z","timestamp":1530580504000},"page":"141-144","source":"Crossref","is-referenced-by-count":18,"title":["A review on opportunities brought by 3D-monolithic integration for CMOS device and digital circuit"],"prefix":"10.1109","author":[{"given":"F.","family":"Andrieu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Batude","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L.","family":"Brunet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Fenouillet-Beranger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Lattard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Thuries","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"O.","family":"Billoint","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Fournel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Vinet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Technology scaling: The CoolCube paradigm","author":"clermidy","year":"2015","journal-title":"presented at the S3S"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672058"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009157"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804376"},{"key":"ref14","first-page":"32.1.1","article-title":"The impact of sequential-3D integration on semiconductor scaling roadmap","author":"mallik","year":"2017","journal-title":"presented at the IEDM Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166294"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251581"},{"key":"ref17","first-page":"82","article-title":"High Speed and Highly Cost effective 72M bit density S3 SRAM Technology with Doubly Stacked Si Layers, Peripheral only CoSix layers and Tungsten Shunt W\/L Scheme for Standalone and Embedded Memory","author":"jung","year":"2007","journal-title":"presented at the VLSI"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724593"},{"key":"ref19","first-page":"25.4.1","article-title":"Low-cost and TSV-free monolithic 3D-IC with heterogeneous integration of logic, memory and sensor analogy circuitry for Internet of Things","author":"wu","year":"2015","journal-title":"presented at the IEDM Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066639"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894395"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998205"},{"key":"ref8","article-title":"GeOI and SOI 3D monolithic cell integrations for high density applications","author":"vinet","year":"2009","journal-title":"VLSI Technology Symposium"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152163"},{"key":"ref1","first-page":"1","article-title":"First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers","author":"brunet","year":"2016","journal-title":"presented at the VLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838032"},{"key":"ref20","first-page":"1","article-title":"Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools","author":"chang","year":"2016","journal-title":"presented at the ICCAD"},{"key":"ref22","first-page":"3.1.1","article-title":"3D Sequential Integration: Application-driven technological achievements and guidelines","author":"batude","year":"2017","journal-title":"presented at the IEDM Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804408"},{"key":"ref23","first-page":"20.3.1","article-title":"Design technology co-optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-low-voltage operation","author":"andrieu","year":"2017","journal-title":"presented at the IEDM Conf"}],"event":{"name":"2018 International Conference on IC Design & Technology (ICICDT)","location":"Otranto","start":{"date-parts":[[2018,6,4]]},"end":{"date-parts":[[2018,6,6]]}},"container-title":["2018 International Conference on IC Design & Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8391403\/8399713\/08399776.pdf?arnumber=8399776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T13:43:48Z","timestamp":1643204628000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8399776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2018.8399776","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}