{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:03:41Z","timestamp":1756771421507,"version":"3.44.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/icicdt.2019.8790834","type":"proceedings-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:25:46Z","timestamp":1565292346000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["A Write-Verification Method for Non-Volatile Memory"],"prefix":"10.1109","author":[{"given":"Yiping","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Urban rail transportation, Soochow University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Canyan","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Urban rail transportation, Soochow University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Urban rail transportation, Soochow University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziou","family":"Wang","sequence":"additional","affiliation":[{"name":"School of electronic and information engineering, Soochow University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2634083"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2327514"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066580"},{"key":"ref2","article-title":"A 16 Mb RRAM Test Chip Based on Analog Power System with Tunable Write Pulses","author":"ma","year":"0","journal-title":"2015 15th Non-Volatile Memory Technology Symposium (NVMTS 2015)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.96"}],"event":{"name":"2019 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2019,6,17]]},"location":"Suzhou, China","end":{"date-parts":[[2019,6,19]]}},"container-title":["2019 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784132\/8790825\/08790834.pdf?arnumber=8790834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:16:28Z","timestamp":1756754188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8790834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2019.8790834","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}