{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T23:27:46Z","timestamp":1730244466035,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/icicdt.2019.8790855","type":"proceedings-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:25:46Z","timestamp":1565292346000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Fast Locking Technique by Using a Programmable Operational Transconductor for a Phase Lock Loop Design"],"prefix":"10.1109","author":[{"given":"Ko-Chi","family":"Kuo","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"2099","article-title":"A 2.6-GHz\/5.2-GHz frequency synthesizer in 0.4-um CMOS technology","volume":"43","author":"lam","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"892","DOI":"10.1109\/TCSII.2003.819130","article-title":"A dual-Slop Phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop","volume":"50","author":"kuo","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467809"},{"key":"ref13","first-page":"15","article-title":"Fast locking PLL with all-digital locked-aid circuit","author":"hsieh","year":"2010","journal-title":"2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2007.4441931"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICEICE.2011.5777391"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921959"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658467"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2285977"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213046"}],"event":{"name":"2019 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2019,6,17]]},"location":"SUZHOU, China","end":{"date-parts":[[2019,6,19]]}},"container-title":["2019 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784132\/8790825\/08790855.pdf?arnumber=8790855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T11:10:18Z","timestamp":1658142618000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8790855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2019.8790855","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}