{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:22:09Z","timestamp":1762431729043,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/icicdt.2019.8790860","type":"proceedings-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T23:25:46Z","timestamp":1565306746000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Threshold Voltage Tuning Of 22 nm FD-SOI Devices Fabricated With Metal Gate Last Process"],"prefix":"10.1109","author":[{"given":"Cuiqin","family":"Xu","sequence":"first","affiliation":[]},{"given":"Xuejiao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VLSIT.2010.5556125"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1016\/j.sse.2011.11.020"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TED.2011.2157162"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IEDM.2014.7046976"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2016.2609386"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/IEDM.2010.5703430"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/IEDM.2008.4796663"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/VLSIT.2014.6894343"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/VLSIT.2015.7223664"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/IEDM.2012.6478971"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/TED.2012.2233203"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IEDM.2014.7047002"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/IEDM.2010.5703289"},{"key":"ref3","first-page":"255","article-title":"Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology","author":"de streel","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IEDM.2009.5424251"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/CSICS.2014.6978546"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1016\/j.sse.2009.02.009"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1147\/rd.504.0339","article-title":"Silicon CMOS devices beyond scaling","volume":"50","author":"haensch","year":"2006","journal-title":"IBM Journal of Research"},{"key":"ref7","first-page":"124t","article-title":"First demonstration of a full 28nm high-k\/metal gate circuit transfer from Bulk to UTBB FDSOI technology through hybrid integration","author":"golanski","year":"2013","journal-title":"2013 Symposium on VLSI Circuits VLSIC"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/IEDM.2012.6479063"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CICC.2012.6330653"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IEDM.2016.7838029"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TED.2011.2155658"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1016\/j.mee.2005.04.075"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/55.892435"},{"key":"ref24","first-page":"34","article-title":"Gate-last vs. gate-first technology for aggressively scaled EOT logic\/RF CMOS","author":"veloso","year":"2011","journal-title":"2011 Symposium on VLSI Technology - Digest of Technical Papers VLSIT"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ISCAS.2010.5537517"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/JPROC.2009.2034476"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/TED.2010.2092779"}],"event":{"name":"2019 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2019,6,17]]},"location":"SUZHOU, China","end":{"date-parts":[[2019,6,19]]}},"container-title":["2019 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784132\/8790825\/08790860.pdf?arnumber=8790860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:10:18Z","timestamp":1658157018000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8790860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2019.8790860","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}