{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T23:28:31Z","timestamp":1730244511177,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T00:00:00Z","timestamp":1695600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T00:00:00Z","timestamp":1695600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,25]]},"DOI":"10.1109\/icicdt59917.2023.10332331","type":"proceedings-article","created":{"date-parts":[[2023,12,6]],"date-time":"2023-12-06T13:24:27Z","timestamp":1701869067000},"page":"25-28","source":"Crossref","is-referenced-by-count":0,"title":["Reservoir Computing Utilizing Ferroelectric-Gate-Insulator FETs and Capacitors"],"prefix":"10.1109","author":[{"given":"Shinichi","family":"Takagi","sequence":"first","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kasidit","family":"Toprasertpong","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eishin","family":"Nako","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeyu","family":"Wang","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rikuo","family":"Suzuki","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Yi","family":"Min","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuru","family":"Takenaka","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryosho","family":"Nakane","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Department of Electrical Engineering and Information Systems,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3634052"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00492-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265110"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1149\/10404.0017ecst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s44172-022-00021-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830412"},{"key":"ref7","first-page":"13","article-title":"The \u201cecho state\u201d approach to analysing and training recurrent neural networks-with an erratum note","volume":"148","author":"Jaeger","year":"2001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1162\/089976602760407955"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.03.005"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2021.B-3-04"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2020.B-9-03"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.3019265"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.10.034063"},{"article-title":"Impact of gate input pulse width on FeFET-based reservoir computing","volume-title":"S3-3, Silicon Nanoelectronics Workshop (SNW)","author":"Wang","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1982.1171644"}],"event":{"name":"2023 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2023,9,25]]},"location":"Tokyo, Japan","end":{"date-parts":[[2023,9,28]]}},"container-title":["2023 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10332255\/10332256\/10332331.pdf?arnumber=10332331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T17:38:39Z","timestamp":1703007519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10332331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,25]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icicdt59917.2023.10332331","relation":{},"subject":[],"published":{"date-parts":[[2023,9,25]]}}}