{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:19:01Z","timestamp":1725693541274},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T00:00:00Z","timestamp":1695600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T00:00:00Z","timestamp":1695600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,25]]},"DOI":"10.1109\/icicdt59917.2023.10332413","type":"proceedings-article","created":{"date-parts":[[2023,12,6]],"date-time":"2023-12-06T18:24:27Z","timestamp":1701887067000},"page":"20-24","source":"Crossref","is-referenced-by-count":0,"title":["A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit"],"prefix":"10.1109","author":[{"given":"Amartuvshin","family":"Bayasgalan","sequence":"first","affiliation":[{"name":"The University of Tokyo, Yayoi 2-11,Graduate School of Engineering,Department of Electrical Engineering and Information Systems,Bunkyo-ku,Tokyo,Japan,113-0032"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Yayoi 2-11,Graduate School of Engineering,Department of Electrical Engineering and Information Systems,Bunkyo-ku,Tokyo,Japan,113-0032"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1","author":"Courbariaux","year":"2016","journal-title":"arXive-print, arXiv:1602.02830"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060661"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164024"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.509871"},{"first-page":"204","volume-title":"Proc. Int\u2019l Symp. Theory of Switching","author":"Muller","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref8","first-page":"118","article-title":"New Hardware Architecture for Bit-Counting","volume-title":"Proc. 5th WSEAS Int. Conf. Appl. Comput. Sci.","author":"Dalalah"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/coolchips.2018.8373076"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10030230"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2022.108302"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2314685"}],"event":{"name":"2023 International Conference on IC Design and Technology (ICICDT)","start":{"date-parts":[[2023,9,25]]},"location":"Tokyo, Japan","end":{"date-parts":[[2023,9,28]]}},"container-title":["2023 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10332255\/10332256\/10332413.pdf?arnumber=10332413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T22:17:05Z","timestamp":1703024225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10332413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,25]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icicdt59917.2023.10332413","relation":{},"subject":[],"published":{"date-parts":[[2023,9,25]]}}}