{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T14:52:31Z","timestamp":1754146351658,"version":"3.41.2"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,23]],"date-time":"2025-06-23T00:00:00Z","timestamp":1750636800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,23]],"date-time":"2025-06-23T00:00:00Z","timestamp":1750636800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,23]]},"DOI":"10.1109\/icicdt65192.2025.11078066","type":"proceedings-article","created":{"date-parts":[[2025,7,17]],"date-time":"2025-07-17T17:54:49Z","timestamp":1752774889000},"page":"49-52","source":"Crossref","is-referenced-by-count":0,"title":["Cost-Effective High-Speed DRAM Testing: Circuit-Level Enhancements with Clock Multiplication and ECC"],"prefix":"10.1109","author":[{"given":"Kyungjun","family":"Lee","sequence":"first","affiliation":[{"name":"Samsung Electronics, Co. Ltd.,Suwon,Korea"}]},{"given":"Juyeob","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Applied Artificial Intelligence,Seoul,Korea"}]},{"given":"Eunil","family":"Park","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Applied Artificial Intelligence,Seoul,Korea"}]}],"member":"263","reference":[{"key":"ref1","year":"2020","journal-title":"JEDEC Solid State Technology Association"},{"key":"ref2","year":"2021","journal-title":"JEDEC Solid State Technology Association"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3061349"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699247"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584083"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"key":"ref8","article-title":"Virtualized ECC: Flexible reliability in main memory","author":"Yoon","year":"2010","journal-title":"in Proc. ASPLOS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.73"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830799"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/micro50266.2020.00034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2688369"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2453366"}],"event":{"name":"2025 International Conference on IC Design and Technology (ICICDT)","location":"Lecce, Italy","start":{"date-parts":[[2025,6,23]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 International Conference on IC Design and Technology (ICICDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11078014\/11077980\/11078066.pdf?arnumber=11078066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,18]],"date-time":"2025-07-18T04:47:48Z","timestamp":1752814068000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11078066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,23]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icicdt65192.2025.11078066","relation":{},"subject":[],"published":{"date-parts":[[2025,6,23]]}}}