{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T12:42:26Z","timestamp":1771072946933,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icics.2015.7459869","type":"proceedings-article","created":{"date-parts":[[2016,5,5]],"date-time":"2016-05-05T15:46:29Z","timestamp":1462463189000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Design of optimized reversible multiplier for high speed DSP application"],"prefix":"10.1109","author":[{"given":"A N","family":"Nagamani","sequence":"first","affiliation":[]},{"given":"H Vishnu","family":"Prasad","sequence":"additional","affiliation":[]},{"given":"Rajendra S","family":"Hathwar","sequence":"additional","affiliation":[]},{"given":"Vinod K","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CAS-ICTD.2009.4960883"},{"key":"ref12","first-page":"107","article-title":"Chuang: Quantum computation and quantum information","volume":"103","author":"michael","year":"2000","journal-title":"Cambridge University Press"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.54.147"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECE.2008.4769222"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICT.2013.6558205"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-10003-2_104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.32.3266"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3844\/ajassp.2008.282.288"},{"key":"ref28","article-title":"Reviewer+ v2.5","author":"arabzadeh","year":"2013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207654"},{"key":"ref27","first-page":"1355","article-title":"Design of a nanometric fault tolerant reversible multiplier circuit","volume":"2","author":"babazadeh","year":"2012","journal-title":"Journal of Basic and Applied Scientific Research"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/cp:20080684"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594096"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.13"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref2","article-title":"Vhdl implementation of vedic mathematical sutras","author":"sagar","year":"0","journal-title":"Department of Electronics & Communication P DA College of Engineering"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742135"},{"key":"ref1","article-title":"Vedic mathematics","author":"tirtha","year":"1965"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.101"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"27","DOI":"10.5121\/vlsic.2012.3603","article-title":"Optimized multiplier using reversible multi-control input toffoli gates","volume":"3","author":"bhagyalakshmi","year":"2012","journal-title":"International Journal of VLSI Design & Communication Systems"},{"key":"ref21","article-title":"Design optimization of vedic multiplier using reversible logic","volume":"3","author":"das","year":"2014","journal-title":"International Journal of Engineering Research and Technology"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCT.2013.6528848"},{"key":"ref23","article-title":"Improved cost reversible multiplier design","author":"cutitaru","year":"2011","journal-title":"WORLDCOMP'11-The 2011 World Congress in Computer Science Computer Engineering and Applied Computing"},{"key":"ref26","first-page":"120","article-title":"Design of fault tolerant reversible multiplier","volume":"1","author":"sinha","year":"2012","journal-title":"International Journal of Soft Computing and Engineering (IJSCE)"},{"key":"ref25","first-page":"3838","article-title":"An improved design of a multiplier using reversible logic gates","volume":"2","author":"bhagyalakshmi","year":"2010","journal-title":"International Journal of Engineering Science and Technology"}],"event":{"name":"2015 10th International Conference on Information, Communications and Signal Processing (ICICS)","location":"Singapore","start":{"date-parts":[[2015,12,2]]},"end":{"date-parts":[[2015,12,4]]}},"container-title":["2015 10th International Conference on Information, Communications and Signal Processing (ICICS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7454592\/7459813\/07459869.pdf?arnumber=7459869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T12:48:51Z","timestamp":1498308531000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7459869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/icics.2015.7459869","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}