{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:04:59Z","timestamp":1725487499269},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/iciinfs.2008.4798478","type":"proceedings-article","created":{"date-parts":[[2009,3,9]],"date-time":"2009-03-09T18:57:43Z","timestamp":1236625063000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["An Analytical Approach to Direct IP Protection of VLSI Floorplans"],"prefix":"10.1109","author":[{"given":"Debasri","family":"Saha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Susmita","family":"Sur-Kolay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1993.1045"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1201\/9781439821916","author":"menezes","year":"1996","journal-title":"Handbook of Applied Cryptography"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055164"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809651"},{"key":"14","first-page":"61","article-title":"an enhanced q-sequence augmented with empty-room-insertion and parenthesis trees","author":"zhuang","year":"2002","journal-title":"DATE"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.824047"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369756"},{"key":"3","first-page":"111","article-title":"scheme for encoding and watermark embedding for ip protection of vlsi physical design","author":"saha","year":"2007","journal-title":"Proc of Int Conf on Computation Theory and Application"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.94"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852721"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370523"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781324"},{"key":"8","first-page":"842","article-title":"orthogonal coupling of p*-admissible representations for general floorplans","author":"lin","year":"2002","journal-title":"Proc of Design Automation Conference"}],"event":{"name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems (ICIIS)","start":{"date-parts":[[2008,12,8]]},"location":"Kharagpur, India","end":{"date-parts":[[2008,12,10]]}},"container-title":["2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4796894\/4798312\/04798478.pdf?arnumber=4798478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T13:31:06Z","timestamp":1497792666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iciinfs.2008.4798478","relation":{},"subject":[],"published":{"date-parts":[[2008,12]]}}}