{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:35:42Z","timestamp":1725608142968},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/iciinfs.2016.8262929","type":"proceedings-article","created":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T17:33:43Z","timestamp":1516642423000},"page":"178-181","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and design of single ended SRAM cell for low-power operation"],"prefix":"10.1109","author":[{"given":"Sunil Kumar","family":"Ojha","sequence":"first","affiliation":[]},{"given":"O. P.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"G. R.","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"P. R.","family":"Vaya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ET2ECN.2014.7044928"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.477593"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.06.009"},{"journal-title":"CMOS Digital Integrated Circuits","year":"2003","author":"kang","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2008.4641520"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541815"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893580"},{"key":"ref5","first-page":"1","article-title":"A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell","author":"kushwah","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2012.6343368"},{"key":"ref7","first-page":"1","article-title":"Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation with Enhanced","author":"yang","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref2","first-page":"1","article-title":"Single-ended disturb-free 5T loadless SRAM Cell using 90 nm CMOS process","author":"chen","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2010.102"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.007"}],"event":{"name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","start":{"date-parts":[[2016,12,3]]},"location":"Roorkee, India","end":{"date-parts":[[2016,12,4]]}},"container-title":["2016 11th International Conference on Industrial and Information Systems (ICIIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8253767\/8262887\/08262929.pdf?arnumber=8262929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T22:10:43Z","timestamp":1518041443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8262929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iciinfs.2016.8262929","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}