{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T12:43:50Z","timestamp":1771073030455,"version":"3.50.1"},"reference-count":47,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/iciinfs.2016.8262959","type":"proceedings-article","created":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T22:33:43Z","timestamp":1516660423000},"page":"323-328","source":"Crossref","is-referenced-by-count":3,"title":["Performance parameters optimization and implementation of adder\/subtractor circuit using reversible logic approach"],"prefix":"10.1109","author":[{"given":"Vandana","family":"Shukla","sequence":"first","affiliation":[]},{"given":"O. P.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"G. R.","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"R. K.","family":"Tiwari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"715","article-title":"On the Synthesis of Different Nanometric Reversible Converters","volume":"7","author":"haghparast","year":"2011","journal-title":"Middle-East Journal of Scientific Research"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1877745.1877748"},{"key":"ref33","first-page":"566","article-title":"Novel Low Power Comparator Design using Reversible Logic Gates","volume":"2","author":"nagamani","year":"2011","journal-title":"Indian Journal of Computer Science and Engineering (IJCSE)"},{"key":"ref32","author":"islam","year":"0","journal-title":"A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378815"},{"key":"ref30","first-page":"205","article-title":"An Approach for Realization of 2's Complement Adder Subtractor Using DKG Reversible Gate","volume":"3","author":"mamataj","year":"2013","journal-title":"International Journal of Emerging Technology and Advanced Engineering"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2209688"},{"key":"ref36","first-page":"208","article-title":"Optimization of Reversible Sequential Circuits","volume":"2","author":"sayem","year":"2010","journal-title":"Journal of Computing"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062324"},{"key":"ref34","first-page":"263","article-title":"Design of Sequential Circuit Elements Using Reversible Logic Gates","author":"bhagyalakshmi","year":"2012","journal-title":"World Applied Programming"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICETACS.2013.6691385"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICGHPC.2013.6533921"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"3995","DOI":"10.3923\/jas.2007.3995.4000","article-title":"A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems","volume":"2","author":"haghparast","year":"2007","journal-title":"Journal of Applied Sciences"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.21236\/ADA082021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1364\/ON.11.2.000011","article-title":"Quantum Mechanical Computers","volume":"11","author":"feynman","year":"1985","journal-title":"Optics News"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","article-title":"Reversible Logic and Quantum Computers","volume":"32","author":"peres","year":"1985","journal-title":"Physical Review A"},{"key":"ref16","article-title":"A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits","author":"thapliyal","year":"2005","journal-title":"Proceedings of 7th International Symposium on Representations and Methodology of Future Computing Technologies (RM 2005)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3844\/ajassp.2008.519.523"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.49"},{"key":"ref19","first-page":"254","article-title":"Using New Designed NLG Gate for the Realization of Four-Bit Reversible Numerical Comparator","author":"ni","year":"2010","journal-title":"Educational and Network Technology (ICENT) 2010 International Conference"},{"key":"ref28","first-page":"1","article-title":"Design of a 4-bit 2's Complement Reversible Circuit for Arithmetic Logic Unit Applications","author":"shukla","year":"2012","journal-title":"The International Conference on Communication Computing and Information Technology (ICCCMIT) Special Issue of International Journal of Computer Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref27","first-page":"183","article-title":"Designing of Efficient Online Testable Reversible Multiplexers and DeMultiplexers with New Reversible Gate","volume":"2","author":"thunuguntla","year":"2012","journal-title":"International Journal of Engineering Research and Applications (IJERA)"},{"key":"ref3","article-title":"Cramming more compounds onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Elecron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594420"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.5120\/8494-2442"},{"key":"ref5","article-title":"Efficient Adder Circuits Based on a Conservative Reversible Logic Gate","author":"bruce","year":"2000","journal-title":"IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref8","first-page":"45","article-title":"Design, Optimization and Synthesis of Efficient Reversible Logic Binary Decoder","volume":"46","author":"aradhya","year":"2012","journal-title":"International Journal of Computer Applications"},{"key":"ref7","first-page":"318","author":"wang","year":"2012","journal-title":"A BCD Priority Encoder Designed by Reversible Logic"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.216"},{"key":"ref1","author":"fletcher","year":"1980","journal-title":"An Engineering Approach to Digital Design"},{"key":"ref46","author":"mano","year":"1979","journal-title":"Digital Logic and Computer Design"},{"key":"ref20","first-page":"134","article-title":"Design of a High Performance Reversible Multiplier","volume":"8","author":"ali","year":"2011","journal-title":"IJCSI International Journal of Computer Science Issues"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026310"},{"key":"ref22","first-page":"241","article-title":"Multi-valued sequential logic design using Fredkin gates","volume":"1","author":"picton","year":"1996","journal-title":"Multiple-Valued Logic Journal"},{"key":"ref47","author":"floyd","year":"2009","journal-title":"Digital Fundamentals"},{"key":"ref21","first-page":"227","article-title":"Optimized Design of High Performance Reversible Multiplier Using BME and MHNG Reversible Gate","volume":"2","author":"mahfuzzreza","year":"2013","journal-title":"American International Journal of Research in Science Technology Engineering & Mathematics IASIR USA"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"132","DOI":"10.17812\/IJRA.1.3(27)2014","article-title":"Energy Efficient Reversible logic Design for Code Converters","volume":"1","author":"kamani","year":"2014","journal-title":"ICETET International Journal of Research and Applications"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/UPCON.2015.7456731"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654656"},{"key":"ref23","first-page":"1305","article-title":"Design of Power efficient Reversible Adder\/Subtractor","volume":"4","author":"singh","year":"2015","journal-title":"Internationa Journal of Advanced Research in Computer Engineering & Technology"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2010.1303"},{"key":"ref26","first-page":"30","article-title":"Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder\/Subtractor and Match Logic","volume":"31","author":"sengupta","year":"2011","journal-title":"International Journal of Computer Applications"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICPCES.2014.7062823"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5941987"}],"event":{"name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","location":"Roorkee, India","start":{"date-parts":[[2016,12,3]]},"end":{"date-parts":[[2016,12,4]]}},"container-title":["2016 11th International Conference on Industrial and Information Systems (ICIIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8253767\/8262887\/08262959.pdf?arnumber=8262959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,13]],"date-time":"2022-08-13T00:37:09Z","timestamp":1660351029000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8262959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/iciinfs.2016.8262959","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}