{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T14:36:50Z","timestamp":1768487810809,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/iciinfs.2016.8262968","type":"proceedings-article","created":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T22:33:43Z","timestamp":1516660423000},"page":"371-374","source":"Crossref","is-referenced-by-count":5,"title":["A low power and high speed 10 transistor full adder using multi threshold technique"],"prefix":"10.1109","author":[{"given":"Akshay","family":"Bhaskar","sequence":"first","affiliation":[]},{"given":"Reddy","family":"Dheeraj","sequence":"additional","affiliation":[]},{"given":"Shabhari","family":"Saravanan","sequence":"additional","affiliation":[]},{"given":"K. Jagannadha","family":"Naidu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2015.7095351"},{"key":"ref3","first-page":"1755","article-title":"Low Power full Adder With Reduced Transistor Count","volume":"4","author":"geetha priya","year":"2013","journal-title":"International Journal of Engineering Trends and Technology (IJETT)"},{"key":"ref10","article-title":"A Review of 0. 18? Full Adder Performances for Tree Structured Arithmetic Circuits","volume":"14","author":"chang","year":"2006","journal-title":"IEEE Transactions on Very Large Scale Intergration Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2012.6320761"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.17577\/IJERTV4IS060374"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2319695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2014.6776995"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR-XNOR Gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing"},{"key":"ref9","first-page":"317","article-title":"A Novel Hybrid Pass Logic with Static CMOS Output Drive Full Adder Cell","author":"zhang","year":"2003","journal-title":"Proceedings of IEEE International Symposium of Circuits and Systems"},{"key":"ref1","first-page":"782","article-title":"Implementing Low-Power Dynamic Adders using MTCMOS technology","author":"rastogi","year":"0","journal-title":"IEEE sponsored 2nd International Conference on Electronics and Communication Systems (ICECS 2015)"}],"event":{"name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","location":"Roorkee","start":{"date-parts":[[2016,12,3]]},"end":{"date-parts":[[2016,12,4]]}},"container-title":["2016 11th International Conference on Industrial and Information Systems (ICIIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8253767\/8262887\/08262968.pdf?arnumber=8262968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T17:33:15Z","timestamp":1570642395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8262968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iciinfs.2016.8262968","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}