{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T23:47:05Z","timestamp":1769212025359,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/icinfa.2018.8812379","type":"proceedings-article","created":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T00:19:17Z","timestamp":1566865157000},"page":"575-579","source":"Crossref","is-referenced-by-count":6,"title":["High-Speed Image Processing and Data Transmission Based on Vivado HLS and AXI4-Stream Interface"],"prefix":"10.1109","author":[{"given":"Hui","family":"Gao","sequence":"first","affiliation":[]},{"given":"Houde","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Yadan","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Hardware-accelerated pose estimation for embedded systems using Vivado HLS","author":"joseph","year":"2017","journal-title":"International Conference on Reconfigurable Computing and FPGAs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/1.JRS.10.015004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTC.2016.7543117"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435771"},{"key":"ref14","article-title":"High level synthesis using Vivado HLS for Zynq SoC: Image processing case studies","author":"cortes","year":"2017","journal-title":"IEEE Integrated Circuit Systems Design Symp"},{"key":"ref4","article-title":"HLS-based FPGA implementation of a predictive block-based motion estimation algorithm","author":"schewior","year":"2015","journal-title":"Design and Architectures for Signal and Image Processing"},{"key":"ref3","article-title":"Mechanical transplanting plug tray localization method based on binocular stereo vision","author":"wang","year":"2016","journal-title":"J Transactions of the Chinese Society of Agricultural Engineering"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics4041062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2016.076197"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2017.2671781"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2239302"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1177\/1687814017717183"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2017.2717284"},{"key":"ref9","article-title":"FPGA-based Generic Architecture for Rapid Prototyping of Video Hardware Accelerators using NoC AXI4-Stream Interconnect and GigE Vision Camera Interfaces","author":"irwansyah","year":"2014","journal-title":"J IEEE"}],"event":{"name":"2018 IEEE International Conference on Information and Automation (ICIA)","location":"Wuyishan, China","start":{"date-parts":[[2018,8,11]]},"end":{"date-parts":[[2018,8,13]]}},"container-title":["2018 IEEE International Conference on Information and Automation (ICIA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8796847\/8812311\/08812379.pdf?arnumber=8812379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T01:41:41Z","timestamp":1568684501000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8812379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icinfa.2018.8812379","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}