{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:44:54Z","timestamp":1742633094054,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icip.2003.1247192","type":"proceedings-article","created":{"date-parts":[[2004,6,3]],"date-time":"2004-06-03T16:14:56Z","timestamp":1086279296000},"page":"III-105-8","source":"Crossref","is-referenced-by-count":6,"title":["Adaptive system on a chip (ASOC): a backbone for power-aware signal processing cores"],"prefix":"10.1109","volume":"2","author":[{"given":"A.","family":"Laffely","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jian Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Tesseir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183347"},{"key":"ref13","article-title":"Variable supply-voltage scheme for low-power high-speed cmos digital design","volume":"33","author":"kuroda","year":"1999","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref14","article-title":"New paradigm of predictive mosfet and interconnect modeling for early circuit design","author":"cao","year":"2000","journal-title":"Proceedings IEEE Custom Integrated Circuits Conference"},{"article-title":"A power-aware synthesizable core for the discrete cosine transform","year":"2001","author":"venkatraman","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.841502"},{"article-title":"Parameterized motion estimation architecture for dynamically varying power and compression requirements","year":"2001","author":"jain","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987684"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888329"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903407"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5455-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4474-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106767"}],"event":{"name":"International Conference on Image Processing","acronym":"ICIP-03","location":"Barcelona, Spain"},"container-title":["Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8824\/27938\/01247192.pdf?arnumber=1247192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:47:57Z","timestamp":1489438077000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1247192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icip.2003.1247192","relation":{},"subject":[]}}