{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:58Z","timestamp":1761581278780,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/icip.2014.7025246","type":"proceedings-article","created":{"date-parts":[[2015,2,5]],"date-time":"2015-02-05T17:41:49Z","timestamp":1423158109000},"page":"1233-1237","source":"Crossref","is-referenced-by-count":26,"title":["High speed SAD architectures for variable block size motion estimation in HEVC video coding"],"prefix":"10.1109","author":[{"given":"Purnachand","family":"Nalluri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis Nero","family":"Alves","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Navarro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675269"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2012.6336494"},{"journal-title":"Virtex-5 FPGA User Guide Version 5 4","year":"2012","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751881"},{"key":"ref5","article-title":"An FPGA Based Generic Framework for High Speed Sum of Absolute Difference Implementation","volume":"33","author":"rehman","year":"2009","journal-title":"Europ Jour Scient Res"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415747"},{"key":"ref7","article-title":"Analysis and architecture design of variable block-size motion estimation for H.264\/AVC","volume":"53","author":"chen","year":"2006","journal-title":"IEEE Trans on Circuits and Systems I Regular Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017122"},{"key":"ref1","article-title":"High Efficiency Video Coding (HEVC) text specification draft 10","author":"bross","year":"2013","journal-title":"Document JCTVC-GlJ03 of Joint Collaborative Team on Video Coding (JCT-VC)"}],"event":{"name":"2014 IEEE International Conference on Image Processing (ICIP)","start":{"date-parts":[[2014,10,27]]},"location":"Paris, France","end":{"date-parts":[[2014,10,30]]}},"container-title":["2014 IEEE International Conference on Image Processing (ICIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6992914\/7024995\/07025246.pdf?arnumber=7025246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T06:04:38Z","timestamp":1490335478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7025246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icip.2014.7025246","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}