{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:50:50Z","timestamp":1725796250223},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/icis.2017.7960048","type":"proceedings-article","created":{"date-parts":[[2017,6,29]],"date-time":"2017-06-29T21:18:28Z","timestamp":1498771108000},"page":"527-530","source":"Crossref","is-referenced-by-count":3,"title":["A good data allocation strategy on non-uniform memory access architecture"],"prefix":"10.1109","author":[{"given":"Xiaomei","family":"Guo","sequence":"first","affiliation":[]},{"given":"Haiyun","family":"Han","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"AMD HyperTransport Technology I\/O Link A High-Bandwidth I\/O Architecture","year":"2001","key":"ref10"},{"journal-title":"HyperTransport System Architecture","year":"2003","author":"anderson","key":"ref11"},{"journal-title":"HyperTransport I\/O Link Specification","year":"0","key":"ref12"},{"key":"ref13","first-page":"1","author":"krause","year":"2002","journal-title":"HyperTransportTM technology and infiniBand architecture The complete high bandwidth IO so"},{"key":"ref14","first-page":"338","author":"joseph","year":"2006","journal-title":"Exploring Thread and Memory Placement on NUMA Architectures Solaris and Linux Ultra SPARC\/FirePlane and Opteron\/HyperTransport"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2009.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/563647.563657"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02303-3_7"},{"key":"ref18","article-title":"Minas: Memory Affinity Management Framework","author":"pousa ribeiro","year":"2009","journal-title":"INRIA Research Report RR-7051"},{"journal-title":"Minas Project Memory affinity management System","year":"2009","author":"ribeiro","key":"ref19"},{"journal-title":"Multilevel Load Balancing in NUMA Computers","year":"2005","author":"corr^ea","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264205"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213126"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DMCC.1991.633139"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1145\/237090.237205","article-title":"Operating System Support for Improving Data Locality on ccNUMA Compute Servers","author":"verghese","year":"1996","journal-title":"Proc of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0207"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264205"},{"journal-title":"AMD Bios and Kernel Developer's Guide for AMD Athlon 64 and AMD Opteron Processors","year":"2004","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2000.10019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161155"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0205"},{"key":"ref21","article-title":"Parallel Simulations of Seismic Wave Propagation on NUMA Architectures","author":"dupros","year":"2009","journal-title":"ParCo'09 International Conference on Parallel Computing"},{"journal-title":"Parallel Sorting Algorithms","year":"1985","author":"akl","key":"ref24"},{"key":"ref23","first-page":"2","article-title":"Reporting computational experiments with paralle algorithms","author":"barr","year":"1993","journal-title":"Issues measures and experts' opinions ORSA Journal of Computer"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SHPCC.1994.296690"},{"key":"ref25","first-page":"1","article-title":"II. Introduction","author":"babb","year":"1988","journal-title":"Programming Parallel Processors"}],"event":{"name":"2017 IEEE\/ACIS 16th International Conference on Computer and Information Science (ICIS)","start":{"date-parts":[[2017,5,24]]},"location":"Wuhan, China","end":{"date-parts":[[2017,5,26]]}},"container-title":["2017 IEEE\/ACIS 16th International Conference on Computer and Information Science (ICIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7951674\/7959951\/07960048.pdf?arnumber=7960048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T03:06:41Z","timestamp":1719284801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7960048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/icis.2017.7960048","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}