{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:40:54Z","timestamp":1729629654040,"version":"3.28.0"},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/icit.2015.7125322","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T20:05:48Z","timestamp":1434657948000},"page":"1581-1586","source":"Crossref","is-referenced-by-count":3,"title":["Logic synthesis of assertions for saftey-critical applications"],"prefix":"10.1109","author":[{"given":"Matthias","family":"Wenzl","sequence":"first","affiliation":[]},{"given":"Christian","family":"Fibich","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Rossler","sequence":"additional","affiliation":[]},{"given":"Herbert","family":"Taucher","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Matschnig","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2014","key":"ref39","article-title":"JasperGold: Sequential Equivalence Checking App"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.79"},{"journal-title":"Cadence Design Systems Inc","article-title":"Encounter Conformal Equivalence Checker","year":"2014","key":"ref33"},{"year":"2013","key":"ref32","article-title":"Verific PSL parser"},{"year":"2013","key":"ref31","article-title":"NuSMV model checker"},{"year":"2006","key":"ref30","article-title":"Prosyd PSL Parser"},{"year":"2014","key":"ref37","article-title":"SLEC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380826"},{"year":"0","key":"ref35","article-title":"Formal Pro Equivalence Checker"},{"year":"2014","key":"ref34","article-title":"Formality Equivalence Checker"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"year":"2014","key":"ref40","article-title":"ABC: A System for Sequential Synthesis and Verification"},{"journal-title":"Introduction to Reconfigurable Computing Architectures Algorithms and Applications","year":"2007","author":"bobda","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7595-9_3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxl060"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2011.70"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319966"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244079"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"year":"2013","key":"ref28","article-title":"Questa SIM User's Manual - Version 10.2c"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/8179.001.0001","author":"leeveson","year":"2012","journal-title":"Engineering A Safer World"},{"year":"2013","key":"ref27","article-title":"vMagic"},{"journal-title":"RTCA DO-254\/Eurocae ED-80 Design Assurance Guidance For Airborne Electronic Hardware","year":"2000","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2113-9_1"},{"key":"ref29","first-page":"cl","article-title":"IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tools Flows","year":"2010","journal-title":"IEEE Std 1685-2009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674598"},{"key":"ref8","article-title":"A Practical Introduction to PSL (Series on Integrated Circuits and Systems)","author":"eisner","year":"2006","journal-title":"Secaucus"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6993-4_1"},{"journal-title":"Road Vehicles Functional Safety ISO 26262","first-page":"1","year":"2012","key":"ref2"},{"journal-title":"Verification Methodology Manual for SystemVerilog Secaucus","year":"2005","author":"bergeron","key":"ref9"},{"journal-title":"IEC-61508 Functional safety of electrical\/electronic\/programmable electronic safety related systems 2006","year":"0","key":"ref1"},{"key":"ref20","article-title":"Introduction to the New Accellera Open Verification Library","author":"foster","year":"0","journal-title":"DVCon06 Proceedings of the Design and Verification Conference and exhibition 2006"},{"year":"2012","key":"ref22","article-title":"BugScope from NextOp: Datasheet"},{"key":"ref21","first-page":"69","article-title":"SynPSL: Behavioral Synthesis of PSL Assertions","volume":"5717","author":"eibensteiner","year":"2009","journal-title":"Computer Aided Systems Theory - EUROCAST"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/301687.289528"},{"year":"2013","key":"ref23","article-title":"Temento Dialite: Brochure"},{"article-title":"Verilog-Perl","year":"2014","author":"snyder","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MESS.2014.7010247"}],"event":{"name":"2015 IEEE International Conference on Industrial Technology (ICIT)","start":{"date-parts":[[2015,3,17]]},"location":"Seville","end":{"date-parts":[[2015,3,19]]}},"container-title":["2015 IEEE International Conference on Industrial Technology (ICIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7108493\/7125066\/07125322.pdf?arnumber=7125322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T08:13:50Z","timestamp":1566893630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7125322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/icit.2015.7125322","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}