{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:17:59Z","timestamp":1729653479166,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/icit.2016.7474836","type":"proceedings-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T16:36:46Z","timestamp":1466699806000},"page":"707-712","source":"Crossref","is-referenced-by-count":2,"title":["ALCHA: New object oriented approach to FPGA project development"],"prefix":"10.1109","author":[{"given":"John-Philip","family":"Taylor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Winberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.1994.291202"},{"journal-title":"Design guidelines for optimal results in FPGAs","year":"2005","author":"stephenson","key":"ref11"},{"article-title":"Get Smart About Reset: Think Local, Not Global","year":"2008","author":"chapman","key":"ref12"},{"article-title":"Get your Priorities Right - Make your Design Up to 50% Smaller","year":"2007","author":"chapman","key":"ref13"},{"article-title":"GNU MP: The GNU Multiple Precision Arithmetic Library","year":"2015","author":"granlund","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1236463.1236468"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2361661"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PDSE.1998.668179"},{"journal-title":"IEEE Standard VHDL Language Reference Manual IEEE","year":"2009","key":"ref4"},{"journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language IEEE","year":"2013","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"article-title":"MyHDL: From Python to Silicon","year":"2014","author":"decaluwe","key":"ref5"},{"year":"2014","key":"ref8","article-title":"Cx – A Modern Language to Create Digital Hardware"},{"key":"ref7","first-page":"1","article-title":"A Survey and Evaluation of FPGA High-Level Synthesis Tools","volume":"pp","author":"nane","year":"2015","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","article-title":"Requirements for any HPC\/FPGA Application Development Tool Flow","author":"van court","year":"2006","journal-title":"In Proceedings of the Fourth Annual Boston Area Architecture Workshop"},{"article-title":"Top 7 Reasons to Replace Your Microcontroller with a MAX 10 FPGA","year":"2015","author":"delaere","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.1981.6323756"}],"event":{"name":"2016 IEEE International Conference on Industrial Technology (ICIT)","start":{"date-parts":[[2016,3,14]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2016,3,17]]}},"container-title":["2016 IEEE International Conference on Industrial Technology (ICIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7468873\/7474713\/07474836.pdf?arnumber=7474836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T20:05:27Z","timestamp":1600805127000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7474836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icit.2016.7474836","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}